Bringing verification closure to
power reduction flows.
SolidSEC is a Sequential Equivalency Checker built on Averant's formal verification technology. Based on years of collaboration with industrial and educational partners, it easily integrates into power reduction flows, bringing the strength of formal verification to power optimization.
With increasingly sophisticated power saving design techniques becoming commonplace, integration of SolidSEC is an indispensable step to guarantee the overall design correctness.